crates.io-index/op/en/openmv_h7_bsp

{"name":"openmv_h7_bsp","vers":"0.1.0","deps":[{"name":"cortex-m","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"cortex-m-rt","req":"^0.6.12","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"embedded-hal","req":"^0.2.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"stm32h7","req":"^0.11.0","features":["stm32h743v"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7xx-hal","req":"^0.6.0","features":["stm32h743v","rt"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"66602444727d5d9c09d7d09b69c88d99aff753dee4935948095f53e01805f64c","features":{"default":[],"rttdebug":["panic-rtt-core"]},"yanked":false}
{"name":"openmv_h7_bsp","vers":"0.1.2","deps":[{"name":"cortex-m","req":"^0.6.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"cortex-m-rt","req":"^0.6.13","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"embedded-hal","req":"^0.2.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"mt9v034-i2c","req":"^0.1.5","features":["rttdebug"],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7","req":"^0.11.0","features":["stm32h743v"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7xx-hal","req":"^0.7.1","features":["stm32h743v","rt"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"e9541f8d4696e693a4df7660f019504134f2b0ae0c9efc6016e1607061612783","features":{"breakout":[],"default":[],"mt9v034":["mt9v034-i2c"],"rttdebug":["panic-rtt-core"]},"yanked":false}
Collapse index into one commit Previous HEAD was 1c103a8337415829ecb02755bf4b0a17cb950e9e, now on the `snapshot-2024-05-18` branch More information about this change can be found [online] and on [this issue]. [online]: https://internals.rust-lang.org/t/cargos-crate-index-upcoming-squash-into-one-commit/8440 [this issue]: https://github.com/rust-lang/crates-io-cargo-teams/issues/47 2024-05-18 05:11:22 -05:00			{"name":"openmv_h7_bsp","vers":"0.1.0","deps":[{"name":"cortex-m","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"cortex-m-rt","req":"^0.6.12","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"embedded-hal","req":"^0.2.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"stm32h7","req":"^0.11.0","features":["stm32h743v"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7xx-hal","req":"^0.6.0","features":["stm32h743v","rt"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"66602444727d5d9c09d7d09b69c88d99aff753dee4935948095f53e01805f64c","features":{"default":[],"rttdebug":["panic-rtt-core"]},"yanked":false}
			{"name":"openmv_h7_bsp","vers":"0.1.2","deps":[{"name":"cortex-m","req":"^0.6.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"cortex-m-rt","req":"^0.6.13","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"embedded-hal","req":"^0.2.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"mt9v034-i2c","req":"^0.1.5","features":["rttdebug"],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":true,"default_features":true,"target":null,"kind":"normal"},{"name":"panic-rtt-core","req":"^0.1.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"shared-bus","req":"^0.1.4","features":["cortexm"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7","req":"^0.11.0","features":["stm32h743v"],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"stm32h7xx-hal","req":"^0.7.1","features":["stm32h743v","rt"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"e9541f8d4696e693a4df7660f019504134f2b0ae0c9efc6016e1607061612783","features":{"breakout":[],"default":[],"mt9v034":["mt9v034-i2c"],"rttdebug":["panic-rtt-core"]},"yanked":false}